I. Introduction
Nowadays, the limitation of transistor scaling has been tremendously faced not only DRAM peripheral transistors but also logic transistors. One of the main reasons must be short channel effects. To overcome the problems, silicon on insulator (SOI) transistors have been strongly employed. They have attractive advantages such as shallow junction depth determined by body thickness of SOI, highly doped source/drain (S/D) concentration, and high short channel effect (SCE) immunity. However, SOI substrates fabricated through well-known methods of SIMOX and smart cut have very high cost compared to that of Si wafer. And also, there are difficulties of system on chip implementation having various transistors because of having continuous buried oxide in whole wafer. Namely, we want to locally make SOI-typed transistor in a chip [1] . Another way to improve SCE immunity, the combination of 3-D transistors and SOI has been suggested due to their good gate controllability. However, they are also not easy to fabricate in terms of practical process integration [2] .
Recently, we proposed ultimately width-scaled trigate transistors built on local SOI using novel SOI realization technology [3] . They have advantages of SOI, 3-D transistors, manufacturability of low cost, and easy fabrication process. In this paper, we demonstrate and discuss more developed tri-gate transistors realized on local SOI by applying optimized process integration and introducing gate oxide annealed in NO atmospheres (Gnox) [4] .
II. Device Fabrication
The schematic diagrams of local SOI realization process sequences using bulk Si wafer are summarized in Fig. 1 . This technology is effective in localizing specific regions. To make a approach more typical trigate shape than previous work, the follows are finely controlled: SiGe/Si growth, sacrificial oxidation amount and liner recess. Fig. 2 . shows top-view image before gate formation and micrograph of completely fabricated tri-gate with width of 10 nm on insulator of ONO layers.
III. Results and Discussion
Electrical characteristics of current drivability and SCE immunity for different widths of optimized tri-gate profiles and applying gate oxide material of Gnox are shown in Figs. 3~6. First of all, driving current of trigate with 10 nm width is increased 20 % compared with that of 5 nm width due to reduced S/D resistance. SCEs including threshold voltage (V TH ) roll-off, drain induced barrier lowering (DIBL) and subthreshold swing (SS) are showing almost similar properties down to L G of 45 nm. Around L G of 20 nm, DIBL of 10 nm width is increased compared with that of 5 nm width due to reduced gate controllability as width increases. This is improved by applying Gnox for 10 nm width. SS is slightly increased but the value is still acceptable for short channel regime. It is proven that the thickness of Gnox is smaller than that of insitu-steam generated (ISSG) oxide and V TH is decreased through C-V curves as shown in Fig. 7 . The tri-gate transistor with Gnox for W/L of 10/45 nm has reasonable V TH of 0.18 V and good SCE immunity with SS of 70 mV/dec and DIBL of 24 mV/V. Driving current is 1.9 mA/um at I OFF of 10 nA/um. These are comparable to outcomes of previously published high performance transistor as shown in Figs. 8~9. Hot carrier lifetime of Gnox is much longer than that of ISSG thanks to NO atmospheres that enables oxide resistant to interface state generation and gate leakage currents are almost same at operation voltage of 1.0 V as shown in Figs. 10~11.
IV. Conclusions
We successfully proposed and demonstrated more enhanced and reliable tri-gate transistors owing to optimizing local SOI realization technology and introducing gate oxide of Gnox. They have high current drivability, good SCE immunity and more improved reliability. Therefore, this device will be one of the strong promising candidates that could supplant planar transistors for down-scaling. 
